

LSI Computer Systems, Inc. 1235 Walt Whitman Road, Melville, NY 11747 (516) 271-0400 FAX (516) 271-0405

## QUADRATURE CLOCK CONVERTER

April 1995

#### **FEATURES:**

- X1 and X4 mode selection
- Up to 16 MHz output clock frequency
- Programmable output clock pulse width
- On-chip filtering of inputs for optical or magnetic encoder applications.
- TTL and CMOS compatible I/Os
- +4.75V to +10.5V operation (VDD-VSS)
- 8-Pin DIP (SOIC available)

#### DESCRIPTION:

The LS7083 and LS7084 are monolithic CMOS silicon gate quadrature clock converters. Quadrature clocks derived from optical or magnetic encoders, when applied to the A and B inputs of the LS7083/LS7084, are converted to strings of Up Clocks and Down Clocks (LS7083) or to a Clock and an Up/Down direction control (LS7084). These outputs can be interfaced directly with standard Up/Down counters for direction and position sensing of the encoder.

# INPUT/OUTPUT DESCRIPTION: RBIAS (Pin 1)

Input for external component connection. A resistor connected between this input and Vss adjusts the output clock pulse width (Tow). For proper operation, the output clock pulse width must be less than or equal to the A,B pulse separation (Tow TPs).

#### VDD (Pin 2)

Supply Voltage positive terminal.

#### Vss (Pin 3)

Supply Voltage negative terminal.

#### A (Pin 4)

Quadrature Clock Input A. This input has a filter circuit to validate input logic level and eliminate encoder dither.


#### B (Pin 5)

Quadrature Clock Input B. This input has a filter circuit dentical to input A.

### $X4/\overline{X1}$ (Pin 6)

This input selects between X1 and X4 modes of operation. A high-level selects X4 mode and a low-level selects the X1 mode. In X4 mode, an output pulse is generated for every transition at either A or B input. In X1 mode, an output pulse is generated in one combined A/B input cycle. (See Figure 2.)

PIN ASSIGNMENT - TOP VIEW STANDARD 8 PIN PLASTIC DIP






FIGURE 1

## LS7083 - DNCK (Pin 7)

In LS7083, this is the DOWN Clock Output. This output consists of low-going pulses generated when A input lags the B input.

## LS7084 - UP/DN (Pin 7)

In LS7084, this is the count direction indication output. When A input leads the B input, the UP/ $\overline{DN}$  output goes high indicating that the count direction is UP. When A input lags the B input, UP/ $\overline{DN}$  output goes low, indicating that the count direction is DOWN.

#### LS7083 - UPCK (Pin 8)

In LS7083, this is the UP Clock output. This output consists of low-going pulses generated when A input leads the B input.

#### LS7084 - CLK (Pin 8)

In LS7084, this is the combined UP Clock and DOWN Clock output. The count direction at any instant is indicated by the UP/DN output (Pin7).

**NOTE**: For the LS7084, the timing of  $\overline{\text{CLK}}$  and UP/ $\overline{\text{DN}}$  requires that the counter interfacing with LS7084 counts on the rising edge of the  $\overline{\text{CLK}}$  pulses.

SS:		
SYMBOL	VALUE	UNITS
VDD - VSS	12	V
VIN	Vss3 to VDD +.3	V
TA	0 to +70	°C
Tstg	-55 to +150	°C
	SYMBOL VDD - VSS VIN TA	SYMBOL         VALUE           VDD - VSS         12           VIN         VSS3 to VDD +.3           TA         0 to +70

## DC ELECTRICAL CHARACTERISTICS:

(All voltages referenced to Vss, TA =  $0^{\circ}$ C to  $70^{\circ}$ C.)

,		,				
PARAMETER Supply voltage	SYMBOL VDD	<b>MIN</b> 4.75	<b>MAX</b> 10.5	UNITS V	CONE	DITION
Supply current	IDD	-	6.0	μA	input f	10.5V, All requencies = 0 Hz S = 2M
X4/X1 Logic Low	VIL	-		0.3VDD	V	
A,B Logic Low	VIL	- - -	0.6 1.0 1.1	V V V	VDD =	4.75V 9V 10.5V
X4/X1Logic High A,B Logic High	VIH VIH	0.7VDD 3.1 5.0 5.6	- - -	V V V	VDD =	4.75V 9V 10.5V
ALL OUTPUTS: Sink Current VOL = 0.4V	lol	1.75 5.0 5.7	- - -	mA mA mA	VDD =	4.75V 9V 10.5V
Source Current VOH = VDD - 0.5V	Іон	1.0 2.5	-	mA mA	VDD = VDD =	4.75V 9V
TRANSIENT CHARACTERISTICS	S:					
(TA = 0°C to 70°C) PARAMETER	SYMBOL	N	1IN	MAX	UNITS	CONDITION
<b>A,B</b> inputs: Validation Delay	Tvd		- -	85 100 160	ns ns ns	VDD = 10.5V VDD = 9V VDD = 4.75V
<b>A,B</b> inputs: Pulse Width	Tpw	TVD	<b>+</b> Tow	Infinite	ns	-
A to B or B to A Phase Delay	TPS	To	OW	Infinite	ns	-
A,B frequency	fA,B		-	1 2Tpw 1	Hz	Tow < TDD
			-	4Tow	Hz	Tow TDD
Input to Output Delay	Tos		- - -	120 150 235	ns ns ns	VDD = 10.5V VDD = 9V VDD = 4.75V Includes input validation delay
Output Clock Pulse Width	Tow	5	50	-	ns	See Fig. 4 & 5







FIGURE 2. LS7083/LS7084 INPUT/OUTPUT TIMING DIAGRAM



The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may result from its use.








FIGURE 6A.
TYPICAL APPLICATION FOR LS7083 IN X4 MODE




FIGURE 6B.
TYPICAL APPLICATION FOR LS7084 WITH X4/X1 MODE SELECTION